On-Chip Cache Coherence and Real-Time Systems
نویسنده
چکیده
In the Communications of the ACM article entitled ”Why On-Chip Cache Coherence Is Here to Stay”, Martin et al. argue that on-chip cache coherence can scale for the foreseeable future, with only modest impact on performance, even for very large systems. Unfortunately, a number of the authors’ arguments apply only to real-fast systems. Although some might argue that real-time response is important only relatively small systems, recent bug reports regarding 200-microsecond latencies on systems with 4096 CPUs provide a strong counter-argument. This paper therefore looks at how Martin et al.’s arguments fare in real-time environments.
منابع مشابه
Non-Inclusion Property in Multi-Level Caches Revisited
The center of gravity of computer architecture is moving toward memory systems. Barring breakthrough microarchitectural techniques to move processor performance to higher levels, we are likely to see more and more on-chip cache memory in the years to come. Three levels of on-chip cache memory is not uncommon in recent designs. The increasing reliance on more on-chip cache requires more sophisti...
متن کاملCache Coherence Scaling on Manycore Systems
On-Chip cache coherence is in widespread use on mainstream general-purpose computers nowadays. Scaling from multi to many core systems a hardware coherent design might become problematic. This paper will discuss and evaluate different approaches for cache coherence implementations in many core systems and whether it hardware coherence can stay or not.
متن کاملPredictable Shared Memory Resources for Multi-Core Real-Time Systems
A major challenge in multi-core real-time systems is the interference problem on the shared hardware components amongst cores. Examples of these shared components include buses, on-chip caches, and off-chip dynamic random access memories (DRAMs). The problem arises because different cores in the system interfere with each other, while competing to access the shared hardware components. It is a ...
متن کاملHybrid Shared-aware Cache Coherence Transition Strategy
Chip-multiprocessors have played a significant role in real parallel computer architecture design. For integrating tens of cores into a chip, designs tend towards with physically distributed last level caches. This naturally results in a Non-Uniform Cache Access design, where on-chip access latencies depend on the physical distances between requesting cores and home cores where the data is cach...
متن کاملCoherence in the CMP ERA: Lesson learned in designing a LLC architecture
Designing an efficient memory system is a big challenge for future multicore systems. In particular, multicore systems increase the number of requests towards the memory systems, so the design of efficient on-chip caches is crucial to achieve adequate level of performance. Solutions based on conventional, big sized cache may be improved due to wire delay effects, so NUCA and D-NUCA cache may re...
متن کامل